A systolic-array architecture for first-order 4-D IIR frequency-planar digital filters | IEEE Conference Publication | IEEE Xplore