MLC STT-RAM design considering probabilistic and asymmetric MTJ switching | IEEE Conference Publication | IEEE Xplore