Design of a low-power pulse-triggered flip-flop with conditional clock technique | IEEE Conference Publication | IEEE Xplore