A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60GHz communication in 65nm CMOS | IEEE Conference Publication | IEEE Xplore