Parallel interleaver architecture with new scheduling scheme for high throughput configurable turbo decoder | IEEE Conference Publication | IEEE Xplore