A high-speed 2×VDD output buffer with PVT detection using 40-nm CMOS technology | IEEE Conference Publication | IEEE Xplore