Simultaneous gate sizing and Vt assignment using Fanin/Fanout ratio and Simulated Annealing | IEEE Conference Publication | IEEE Xplore