Low-leakage power-rail ESD clamp circuit with gated current mirror in a 65-nm CMOS technology | IEEE Conference Publication | IEEE Xplore