An LSI implementation of a bit-parallel cellular multiplier over GF(24) using secure charge-sharing symmetric adiabatic logic | IEEE Conference Publication | IEEE Xplore