Register allocation for hybrid register architecture in nonvolatile processors | IEEE Conference Publication | IEEE Xplore