In this paper, a detailed methodology for designing a low-power high-efficiency power amplifier (PA) is presented. The trade-off between high efficiency and low output power is highlighted. An example is described to validate the proposed design method. Simulated peak efficiency up to 50.3% has been achieved with all components on-chip. Furthermore, a tunable power amplifier with efficiency enhanced at output power back-off region is proposed for more efficient operation.