Investigation and optimization of monolithic 3D logic circuits and SRAM cells considering interlayer coupling | IEEE Conference Publication | IEEE Xplore