High-speed multiplier block design based on bit-level critical path optimization | IEEE Conference Publication | IEEE Xplore