Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits | IEEE Conference Publication | IEEE Xplore