Loading [a11y]/accessibility-menu.js
A secure design-for-test infrastructure for lifetime security of SoCs | IEEE Conference Publication | IEEE Xplore

A secure design-for-test infrastructure for lifetime security of SoCs


Abstract:

Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-...Show More

Abstract:

Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-Test (DfT) infrastructure with security countermeasures to thwart these attacks. We first secure IP and SoC assets from attacks in test and debug modes, then reuse the DfT infrastructure to detect attacks in functional mode.
Date of Conference: 24-27 May 2015
Date Added to IEEE Xplore: 30 July 2015
Electronic ISBN:978-1-4799-8391-9

ISSN Information:

Conference Location: Lisbon, Portugal

Contact IEEE to Subscribe

References

References is not available for this document.