On the reuse of existing error tolerance circuitry for low power scan testing | IEEE Conference Publication | IEEE Xplore