Power optimization design for probabilistic logic circuits | IEEE Conference Publication | IEEE Xplore