An efficient synthesis method for ternary reversible logic | IEEE Conference Publication | IEEE Xplore