Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS | IEEE Conference Publication | IEEE Xplore