A calibration technique for timing skew of parallel time-interleaved analog-to-digital converters is presented. The proposed method detects the sampling time errors from the output samples and corrects them using programmable delay cells. A theoretical background of the proposed method is supplied and the approach is analyzed for two-, three-, and four-channel architectures before being extended to any number of interleaved sampling channels.