A wide tuning-range ADFLL for mW-SoCs with dithering-enhanced accuracy in 65 nm CMOS | IEEE Conference Publication | IEEE Xplore