Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS process | IEEE Conference Publication | IEEE Xplore