Design guidelines for the high-speed dynamic partial reconfiguration based software defined radio implementations on Xilinx Zynq FPGA | IEEE Conference Publication | IEEE Xplore