A two-stage variation-aware task mapping scheme for fault-tolerant multi-core Network-on-Chips | IEEE Conference Publication | IEEE Xplore