Low-latency hardware architecture for cipher-based message authentication code | IEEE Conference Publication | IEEE Xplore