An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits | IEEE Conference Publication | IEEE Xplore