Live Demonstration: Automatic Synthesis of Algorithms on Multi Chip/FPGA with Communication Constraints | IEEE Conference Publication | IEEE Xplore