Loading [a11y]/accessibility-menu.js
Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation | IEEE Conference Publication | IEEE Xplore

Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation


Abstract:

In this paper, a novel hardware implementation of analog deep neural network (DNN) based on NOR Flash Computing Array (NFCA) is presented. The approach eliminates additio...Show More

Abstract:

In this paper, a novel hardware implementation of analog deep neural network (DNN) based on NOR Flash Computing Array (NFCA) is presented. The approach eliminates additional analog-to-digital/digital-to-analog (AD/DA) conversion between adjacent layers. Applied to the MNIST recognition task, the simulations indicate that the designed DNN based on the novel implementation approach has the excellent performance such as the time delay of 3×10-7 s and energy consumption of 1.97×10-8 J per image, which brings 8× and 123× enhancements compared to the conventional digital scheme. The NFCA based analog DNN also saves 86.4% of area. All of the improvements benefit from the analog-signal based scheme. The proposed high speed and energy efficient hardware implementation would be promising in terms of artificial intelligence (AI) at the edge.
Date of Conference: 26-29 May 2019
Date Added to IEEE Xplore: 01 May 2019
Print ISBN:978-1-7281-0397-6
Print ISSN: 2158-1525
Conference Location: Sapporo, Japan

Contact IEEE to Subscribe

References

References is not available for this document.