A Low-Spur Current-Biasing-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation | IEEE Conference Publication | IEEE Xplore