Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited) | IEEE Conference Publication | IEEE Xplore