An Area-efficient Memory-based Architecture for P4-programmable Streaming Parsers in FPGAs | IEEE Conference Publication | IEEE Xplore