3-Stage Pipelined Hierarchical SRAMs with Burst Mode Read in 65nm LSTP CMOS | IEEE Conference Publication | IEEE Xplore