A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing | IEEE Conference Publication | IEEE Xplore