Structured and tiled-based pruning of Deep Learning models targeting FPGA implementations | IEEE Conference Publication | IEEE Xplore