Customizable FPGA-based Accelerator for Binarized Graph Neural Networks | IEEE Conference Publication | IEEE Xplore