Harnessing Maximum Negative Capacitance Signature Voltage Window in P(VDF-TrFE) Gate Stack | IEEE Conference Publication | IEEE Xplore