Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator | IEEE Conference Publication | IEEE Xplore