A Back-Gate-Input Clocked Comparator with Improved Speed and Reduced Noise in 22-nm SOI CMOS | IEEE Conference Publication | IEEE Xplore