A 622 Mbps ATM physical layer ASIC and its "design for test" methods | IEEE Conference Publication | IEEE Xplore