Communication/synchronisation mechanism for multiprocessor on Chip architectures | IEEE Conference Publication | IEEE Xplore