High throughput pipelined FPGA implementation of the new SHA-3 cryptographic hash algorithm | IEEE Conference Publication | IEEE Xplore