A revised low power test architecture | IEEE Conference Publication | IEEE Xplore