A New Test Vector Reordering Technique for Low Power Combinational Circuit Testing | IEEE Conference Publication | IEEE Xplore