Optimizing Test Architecture for TSV Based 3D Stacked ICs Using Hard SOCs | IEEE Conference Publication | IEEE Xplore