A placement optimization technique for 3D IC | IEEE Conference Publication | IEEE Xplore