Design Space Exploration of Convolution Algorithms to Accelerate CNNs on FPGA | IEEE Conference Publication | IEEE Xplore