Logic Locking Designs at Transistor Level for Full Adders | IEEE Conference Publication | IEEE Xplore