Power Budget Improvement Using Floorplan Methodologies In Lower(28nm) Technology Node | IEEE Conference Publication | IEEE Xplore