A 40nm/65nm process adaptive low jitter phase-locked loop | IEEE Conference Publication | IEEE Xplore