A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy | IEEE Conference Publication | IEEE Xplore